DFT for fast testing of self-timed control circuits

نویسندگان

  • Sandeep Pagey
  • Ajay Khoche
  • Erik Brunvand
چکیده

In this paper, we present a methodology to performfast testing of the control path of self-timed circuits [91. The speedup is achieved by testing all the execution paths in the control simultaneously. The circuits considered in this paper are those designed using an OCCAM based circuit compiler [2]. This Compiler translates an OCCAM pro gram description into an interconnection of pre-existing self-timed macro-modules [2, 10). The method proposed involves modifying certain modules and structures in such a way that the circuits obtained by translation using these modified modules are testable in above mentioned way.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Automatic Synthesis of Fast Compact Self-Timed Control Circuits

We present a tool called MEAT which has been designed to automatically synthesize transistor level, CMOS, self-timed control circuits. MEAT has been used to specify and synthesize self-timed circuits for a fully self-timed 300,000 transistor communication coprocessor. The design is speci ed using nite state machines which permit burst-mode inputs. Burst-mode is a limited form of MIC (multiple i...

متن کامل

A Fast and Self-Repairing Genetic Programming Designer for Logic Circuits

Usually, important parameters in the design and implementation of combinational logic circuits are the number of gates, transistors, and the levels used in the design of the circuit. In this regard, various evolutionary paradigms with different competency have recently been introduced. However, while being advantageous, evolutionary paradigms also have some limitations including: a) lack of con...

متن کامل

Critical hazard free test generation for asynchronous circuits

We describe a technique to generate critical hazard-free tests for self-timed control circuits build using a macromodule library, in a partial scan based DFT environment. We propose a 6 valued algebra to generate these tests which are guaranteed to be critical hazard free under an unbounded delay model. This algebra has been incorporated in a D-algorithm based automatic test pattern generato,:

متن کامل

Automatic Synthesis of Fast , Compact Self - Timed Control

An automated synthesis tool, called the Most Excellent Asynchronous Tool, or MEAT is presented. This tool has been used to specify and synthesize self-timed circuits for a fully self-timed 300,000 transistor communication co-processor. The speciication is done with stylized state diagrams. This is a very compact and intuitive means to specify communication, concurrency, and synchronization nece...

متن کامل

Fast Hierarchical Test Path Construction for Circuits with DFT-Free Controller-Datapath Interface

Hierarchical approaches address the complexity of test generation through symbolic reachability paths that provide access to the I/Os of each module in a design. However, while transparency behavior suitable for symbolic design traversal can be utilized for constructing reachability paths for datapath modules, control modules do not exhibit transparency. Therefore, incorporating such modules in...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1995